



# Enhancement-Mode Gate-Recess-Free GaN-Based $p$ -Channel Heterojunction Field-Effect Transistor With Ultra-Low Subthreshold Swing

Chen Yang<sup>ID</sup>, Houqiang Fu<sup>ID</sup>, Prudhvi Peri, Kai Fu<sup>ID</sup>, Tsung-Han Yang<sup>ID</sup>, Jingan Zhou<sup>ID</sup>, Jossue Montes, David J. Smith, and Yuji Zhao, *Member, IEEE*

**Abstract**—We report enhancement-mode  $p$ -channel heterojunction field-effect transistors (HFETs) without gate recess on a standard  $p$ -GaN/AlGaN/GaN high electron mobility transistor (HEMT) platform. The  $p$ -GaN in the gate region was partially passivated by a low-power hydrogen plasma treatment process, and the remaining active  $p$ -GaN and the underlying AlGaN formed the  $p$ -channel. The device showed a record low off-state leakage of  $<10^{-8}$  A/mm and subthreshold swing ( $SS$ ) of 123.0 mV/dec with a threshold voltage ( $V_{th}$ ) of  $-0.6$  V and high-temperature stability up to 200 °C. These results indicate that the hydrogen plasma treatment is beneficial for suppressing leakages and preserving excellent material quality in the  $p$ -channel. With the success of the  $p$ -HFETs, the  $p$ -GaN/AlGaN/GaN platform can enable the monolithic integration of GaN  $n$ - and  $p$ -channel transistors without the need for regrowth. This work represents a significant step towards the implementation of the GaN CMOS technology.

**Index Terms**—Gallium nitride,  $p$ -channel, heterojunction field-effect transistors, E-mode, leakage, subthreshold swing.

## I. INTRODUCTION

III-NITRIDE high electron mobility transistors (HEMTs) have shown superior performances in high-power and high-frequency applications due to their high critical electric field,

Manuscript received May 23, 2021; revised June 5, 2021; accepted June 21, 2021. Date of publication June 24, 2021; date of current version July 26, 2021. This work was supported in part by the ARPA-E PN DIODES Program monitored by Dr. Isik Kizilyalli under Grant DE-AR0000868, in part by the NASA HOTech Program under Grant 80NSSC17K0768, and in part by NanoFab through NSF under Contract ECCS-1542160. The review of this letter was arranged by Editor T. Palacios. (Corresponding authors: Houqiang Fu; Yuji Zhao.)

Chen Yang, Kai Fu, Tsung-Han Yang, Jingan Zhou, Jossue Montes, and Yuji Zhao are with the School of Electrical, Computer, and Energy Engineering, Arizona State University, Tempe, AZ 85287 USA (e-mail: yuji.zhao@asu.edu).

Houqiang Fu is with the Department of Electrical and Computer Engineering, Iowa State University, Ames, IA 50011 USA (e-mail: houqiang@iastate.edu).

Prudhvi Peri is with the School for Engineering of Matter, Transport and Energy, Arizona State University, Tempe, AZ 85287 USA.

David J. Smith is with the Department of Physics, Arizona State University, Tempe, AZ 85287 USA.

Color versions of one or more figures in this letter are available at <https://doi.org/10.1109/LED.2021.3092040>.


Digital Object Identifier 10.1109/LED.2021.3092040

polarization-induced high density of two-dimensional electron gas (2-DEG), high mobility, and high electron saturation velocity [1]–[3]. Recently, rapid progress has been made in developing GaN power integrated circuits (ICs) on cost-effective GaN-on-sapphire and GaN-on-silicon platforms [4], [5]. The success of III-nitride HEMTs has stimulated the research for their counterparts with the two-dimensional hole gas (2-DHG) channel [6]–[16]. The realization of complementary  $n$ -channel and  $p$ -channel III-nitride transistors can reduce the design complexity of power ICs, lower the static power consumption, and increase the logic swing.

As a critical component in GaN power IC technology, the  $p$ -channel devices are expected to deliver comparable ON-current density, low leakage, low subthreshold swing ( $SS$ ), and compatible with existing  $n$ -channel devices. However, to date, there have been very few reports on the III-nitride  $p$ -channel devices, and their performance is still far from the material limit, especially for the off-state characteristics [17].

Several early reports demonstrated polarization-induced 2-DHG devices by engineering III-nitride heterojunctions, such as GaN/AlN [16], GaN/AlGaN [8], GaN/AlInGaN [10], and InGaN/GaN [6]. Recent works focused on the readily available commercial  $p$ -GaN gated HEMT platform, which is more suitable for CMOS integration. Regardless of the approach to generate the 2-DHG, the top layer in the devices is usually  $p$ -GaN to realize source and drain ohmic contacts, and a relatively thick  $p$ -GaN would be beneficial for lowering the contact resistance. On the other hand, the thick  $p$ -GaN layer in the gate region would lead to difficulties in pinching off the 2-DHG channel. A common solution to this issue is the recessed gate, where part of  $p$ -GaN under the gate is removed by dry etching. However, ion bombardment during dry etching could lead to damage in the gated region and  $p$ -channel, and create unwanted trap states, which may result in high off-state leakages, high  $SS$ , and reliability concerns [18]–[21]. Zheng *et al.* [12] demonstrated a post oxygen plasma passivation treatment, which suppressed the off-state leakages to  $\sim 10^{-7}$  mA/mm and decreased the  $SS$  to 230 mV/dec. However, the off-state leakage and  $SS$  of  $p$ -channel devices are still high compared with  $n$ -channel devices, which presents a significant obstacle to GaN CMOS integration.

Hydrogen plasma treatment has been recently used in  $p$ -GaN gate HEMTs to realize the normally-off operation and suppress the off-state leakage [23]. The hydrogen plasma can passivate  $p$ -GaN, which can then be applied to various device



**Fig. 1.** (a) Schematic of the hydrogen plasma treatment process at the gated region. (b) TEM cross-section profile of the *p*-channel HFET. (c) Schematic of the *p*-channel HFET. (d) SEM image of the gated region ( $L_{GS}/L_G/L_{GD} = 8/2/8 \mu\text{m}$ ).


designs [24]–[27]. In this work, we demonstrated *p*-channel heterojunction field-effect transistors (HFETs) using a *p*-GaN gate HEMT structure where the gate region was treated by hydrogen plasma instead of gate recess. The devices showed record low off-state leakage and *SS*. These results can serve as an important reference for *p*-channel GaN transistors and greatly benefit the development of III-nitride CMOS devices.

## II. DEVICE FABRICATION

The *p*-GaN gated HEMTs were grown on a 6-inch GaN-on-sapphire wafer by metalorganic chemical vapor deposition (MOCVD). The structure consisted of a 90-nm *p*-GaN with an Mg concentration of  $2 \times 10^{19} \text{cm}^{-3}$ , a 15-nm  $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$  barrier, a 300-nm unintentionally doped GaN channel, and a GaN buffer layer. The 2-DHG formed at the *p*-GaN/ $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$  heterojunction interface served as the *p*-type channel. The hole sheet density was  $1.48 \times 10^{13} \text{cm}^{-2}$ , and the hole mobility was  $11.9 \text{cm}^2/\text{V}\cdot\text{s}$  as measured by Hall measurements.

The device fabrication started with the formation of *p*-GaN contacts at the source and drain. The source/drain regions were defined by photolithography and immersed in buffered oxide etchant (BOE) to remove native oxides. Metal stacks of Pd/Ni/Au (10 nm/20 nm/150 nm) were deposited by electron beam evaporation and annealed in nitrogen at  $450^\circ\text{C}$  for 5 minutes. A layer of 150-nm-thick  $\text{SiO}_2$  was then grown by plasma-enhanced chemical vapor deposition (PECVD), and a  $2\text{-}\mu\text{m}$  gate window was opened by reactive ion etching (RIE). This layer served as both the passivation layer and the hard mask for hydrogen plasma treatment.

Figure 1(a) schematically illustrates the process of the two-step hydrogen plasma treatment. The sample was first exposed to the hydrogen plasma in the inductively coupled plasma (ICP) tool with an ICP at 300 W and an RF power at 5 W. The first step deposited hydrogen atoms near the surface. Then an additional 30-second rapid thermal annealing (RTA) at  $400^\circ\text{C}$  was applied to drive the hydrogen atoms deeper and passivate the *p*-GaN. The diffusion process resulted in a gradient distribution of hydrogen atoms. With the



**Fig. 2.** (a) Energy band diagram under the gate region of the device at  $V_{GS} = 0$  (OFF state) and  $V_{GS} < V_{th}$  (ON state). (b) Linear scale transfer characteristics of the *p*-channel HFET showing the  $V_{th}$  of  $-0.6 \text{ V}$ .

control of RTA temperature and time, the hydrogen plasma treatment was designed to only passivate the top portion of the *p*-GaN layer, while the underlying portion of *p*-GaN and the  $\text{AlGaIn}$  barrier formed the conductive 2-DHG *p*-channel. Since the conventional gate recess process involves plasma dry etching, it can induce damage or trap states near the channel. The hydrogen plasma method used here provides a dry-etching-free process; thus, the *p*-channel will not be damaged and maintain high material quality.

The devices were then isolated by mesa etching, followed by a 10-nm  $\text{Al}_2\text{O}_3$  deposition by atomic layer deposition (ALD) as the gate dielectric. Gate metal stacks of Ni/Au (20 nm/100 nm) were then e-beam evaporated as gate electrodes. The devices were finished by the formation of the source and drain contact via opening. The effective sheet resistance and contact resistance were extracted to be  $43.3 \text{ k}\Omega/\square$  and  $76.0 \Omega\cdot\text{mm}$ , respectively, by the transmission line method (TLM). Figure 1(b) shows the cross-sectional profile of the as-fabricated *p*-channel HFET at the gate corner by TEM (transmission electron microscope). The schematic of the device is shown in Fig. 1(c) and the top-view scanning electron microscopy (SEM) image of the device gate region is shown in Fig. 1(d). The gate-to-source distance ( $L_{GS}$ ), gate length ( $L_G$ ), and gate-to-drain distance ( $L_{GD}$ ) were  $8 \mu\text{m}$ ,  $2 \mu\text{m}$ , and  $8 \mu\text{m}$ , respectively.

## III. RESULTS AND DISCUSSION

Figure 2(a) illustrates the energy band diagram under the gate region of the device. It was reported that the hydrogen passivated *p*-GaN still maintains a single crystal structure with Fermi level located close to the middle of the bandgap [24]. At zero bias, due to the depletion effect, there are insufficient holes in the channel for conduction. At a negative bias, the Fermi level of the channel is moved upward with increased hole concentration. Therefore, this device operates as an enhancement-mode (E-mode) *p*-FET with a negative threshold voltage ( $V_{th}$ ). The transistor characteristics were measured by a Keithley 4200 SCS semiconductor parameter analyzer. Figure 2(b) shows the transfer curve  $I_D - V_{GS}$  and the transconductance curve  $g_m - V_{GS}$  of the *p*-GaN HFET in a linear scale. The  $V_{th}$  was extracted by linear extrapolation at the maximum transconductance of  $I_D - V_{GS}$  curve. This device exhibited a negative  $V_{th}$  of  $-0.6 \text{ V}$  and a peak transconductance ( $g_m$ ) of  $0.22 \text{ mS/mm}$ .

Figure 3(a) shows the transfer curve and the gate current of the devices in a semi-log scale. The transfer curve of the devices exhibited a high ON/OFF ratio of  $\sim 5 \times 10^7$ , and the drain leakage of the device was below  $10^{-8} \text{ mA/mm}$  (close to the setup limit), which is a record low leakage




Fig. 3. (a) Transfer characteristics of the  $p$ -channel HFET in a semi-log scale demonstrating an off-current of  $<10^{-8}$  mA/mm, ON/OFF ratio of  $5 \times 10^7$ , and  $SS$  of 123.0 mV/dec. (b) Output characteristics of the device demonstrating effective  $R_{ON}$  of 20.7  $k\Omega$ -mm. (c) Measured gate capacitance as a function of gate bias. (d) The relationship between the 2-DHG density, hole mobility and the applied gate bias.

and 10 times smaller than previous results [12]. This is beneficial for the low power consumption required by the GaN CMOS implementation. The  $SS$  of the devices was 123.0 mV/dec, which is also the lowest  $SS$  ever reported for  $p$ -channel transistors on GaN/AlGaIn platform, compared with the 400 mV/dec in [9] and 230 mV/dec in [12]. The improved performance on drain leakage and  $SS$  are attributed to the low-damage nature of the hydrogen plasma treatment process and the high-quality passivated  $p$ -GaN. The measured output curve is shown in Fig. 3(b) with effective ON-resistance ( $R_{ON}$ ) at 20.7  $k\Omega$ -mm. The anomalous increase of drain current in saturation regime may be attributed to the ‘kink effect’, which is due to the impact-ionization-generated holes in the passivated  $p$ -GaN region [28].

The gate capacitance measurement was also performed, as shown in Fig. 3(c). The 2-DHG density and hole mobility as a function of gate bias were calculated using the method demonstrated in [29] and plotted in Fig. 3 (d). These values are lower than that measured by Hall before processing (11.9  $cm^2/V$ -s). This could be explained by two possible mechanisms: the vertical field could have increased the carrier scattering in the channel, and/or some over-diffused hydrogen atoms may adversely affect the hole mobility.

Figure 4(a) presents the temperature-dependent transfer curves of the device. The ON-current, off-state current and  $V_{th}$  increased with the temperature from 25  $^{\circ}C$  to 200  $^{\circ}C$ , as shown in Fig. 4(b). These changes may be due to the ionization of Mg in the channel at elevated temperatures [30]. The device maintained a decent ON/OFF ratio of  $8 \times 10^5$  even up to 200  $^{\circ}C$ , which is also the highest reported temperature for GaN  $p$ -channel HFETs.

Figure 5 shows the benchmark plot of  $p$ -channel HFETs in terms of ON-current and ON/OFF ratio at  $V_{DS}$  of  $-5$  V [6]–[12], [16], [31], [32]. Compared with previous reports, this work exhibits the lowest off-state leakage and  $SS$ , and the highest ON/OFF ratio among  $p$ -channel HFETs using the GaN/AlGaIn platform. The ON-current can be improved




Fig. 4. (a) Temperature-dependent transfer curves of the  $p$ -channel GaN HFETs from 25  $^{\circ}C$  to 200  $^{\circ}C$ . (b)  $V_{th}$ , ON-current, and OFF-current of the devices as a function of temperature.




Fig. 5. Benchmark of the  $p$ -channel GaN HFETs extracted at  $V_{DS} = -5$  V. The shape of the data points represents device platforms. The institutes and publication years are also labeled for each report.

by increasing the Al composition of the barrier [7], shrinking the channel length [31], [32] and inserting a UID-GaN layer between the  $p$ -GaN and the barrier [9]. These methods have been proven effective by previous studies and are compatible with the hydrogen plasma treatment process. The hydrogen plasma treatment is effective in suppressing leakages while preserving the excellent material quality of the  $p$ -channel.

#### IV. CONCLUSION

In summary, high-performance E-mode  $p$ -channel HFETs were realized on a commercially available  $p$ -GaN/AlGaIn/GaN HEMT platform. The conventional gate recess via dry etching was replaced by a novel hydrogen plasma treatment, eliminating the dry etching-induced damage and trap states in the channel. A record low off-state leakage of  $10^{-8}$  A/mm and a record low  $SS$  of 123.0 mV/dec were obtained. These results show that the hydrogen plasma treatment is effective in suppressing leakage and producing high-quality  $p$ -channel, a step closer to the high performance GaN complementary ICs.

#### REFERENCES

- [1] A. Bindra, “Wide-bandgap-based power devices: Reshaping the power electronics landscape,” *IEEE Power Electron. Mag.*, vol. 2, no. 1, pp. 42–47, Mar. 2015, doi: 10.1109/MPPEL.2014.2382195.
- [2] H. Amano, Y. Baines, E. Beam, M. Borga, T. Bouchet, P. R. Chalker, M. Charles, K. J. Chen, N. Chowdhury, R. Chu, C. D. Santi, M. M. D. Souza, S. Decoutere, L. Di Cioccio, B. Eckardt, T. Egawa, P. Fay, J. J. Freedman, L. Guido, O. Häberlein, G. Haynes, T. Heckel, D. Hemakumara, P. Houston, J. Hu, M. Hua, Q. Huang, A. Huang, S. Jiang, H. Kawai, D. Kinzer, M. Kuball, A. Kumar, K. B. Lee, X. Li, D. Marcon, M. März, R. McCarthy, G. Meneghesso, M. Meneghini, E. Morvan, A. Nakajima, E. M. S. Narayanan, S. Oliver, T. Palacios, D. Piedra, M. Plissonnier, R. Reddy, M. Sun, I. Thayne, A. Torres, N. Trivellini, V. Unni, M. J. Uren, M. Van Hove, D. J. Wallis, J. Wang, J. Xie, S. Yagi, S. Yang, C. Youtsey, R. Yu, E. Zanoni, S. Zeltner, and Y. Zhang, “The 2018 GaN power electronics roadmap,” *J. Phys. D, Appl. Phys.*, vol. 51, no. 16, Apr. 2018, Art. no. 163001, doi: 10.1088/1361-6463/aaaf9d.



- [3] U. K. Mishra, S. Likun, T. E. Kazior, and Y.-F. Wu, "GaN-based RF power devices and amplifiers," *Proc. IEEE*, vol. 96, no. 2, pp. 287–305, Feb. 2008, doi: [10.1109/JPROC.2007.911060](https://doi.org/10.1109/JPROC.2007.911060).
- [4] X. Li, S. Stoffels, B. Bakeroot, D. Wellekens, B. Vanhove, T. Cosnier, R. Langer, D. Marcon, G. Groeseneken, S. Decoutere, N. Amirifar, K. Geens, M. Zhao, W. Guo, H. Liang, S. You, N. Posthuma, and B. D. Jaeger, "GaN-on-SOI: Monolithically integrated all-GaN ICs for power conversion," in *IEDM Tech. Dig.*, Dec. 2019, pp. 4.4.1–4.4.4.
- [5] X. Li, K. Geens, N. Amirifar, M. Zhao, S. You, N. Posthuma, H. Liang, G. Groeseneken, and S. Decoutere, "Integration of GaN analog building blocks on p-GaN wafers for GaN ICs," *J. Semicond.*, vol. 42, no. 2, 2021, Art. no. 024103, doi: [10.1088/1674-4926/42/2/024103](https://doi.org/10.1088/1674-4926/42/2/024103).
- [6] T. Zimmermann, M. Neuburger, M. Kunze, I. Daumiller, A. Denisenko, A. Dadgar, A. Krost, and E. Kohn, "P-channel InGaN-HFET structure based on polarization doping," *IEEE Electron Device Lett.*, vol. 25, no. 7, pp. 450–452, Jul. 2004, doi: [10.1109/LED.2004.830285](https://doi.org/10.1109/LED.2004.830285).
- [7] B. Reuters, H. Hahn, A. Pooth, B. Holländer, U. Breuer, M. Heuken, H. Kalisch, and A. Vescan, "Fabrication of p-channel heterostructure field effect transistors with polarization-induced two-dimensional hole gases at metal–polar GaN/AlInGaN interfaces," *J. Phys. D, Appl. Phys.*, vol. 47, no. 17, Apr. 2014, Art. no. 175103, doi: [10.1088/0022-3727/47/17/175103](https://doi.org/10.1088/0022-3727/47/17/175103).
- [8] R. Chu, Y. Cao, M. Chen, R. Li, and D. Zehnder, "An experimental demonstration of GaN CMOS technology," *IEEE Electron Device Lett.*, vol. 37, no. 3, pp. 269–271, Mar. 2016, doi: [10.1109/LED.2016.2515103](https://doi.org/10.1109/LED.2016.2515103).
- [9] N. Chowdhury, Q. Xie, M. Yuan, N. S. Rajput, P. Xiang, K. Cheng, H. W. Then, and T. Palacios, "First demonstration of a self-aligned GaN p-FET," in *IEDM Tech. Dig.*, Dec. 2019, pp. 4.6.1–4.6.4.
- [10] H. Hahn, B. Reuters, A. Pooth, B. Holländer, M. Heuken, H. Kalisch, and A. Vescan, "p-Channel enhancement and depletion mode GaN-based HFETs with quaternary backbarriers," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3005–3011, Oct. 2013, doi: [10.1109/TED.2013.2272330](https://doi.org/10.1109/TED.2013.2272330).
- [11] N. Chowdhury, J. Lemettinen, Q. Xie, Y. Zhang, N. S. Rajput, P. Xiang, K. Cheng, S. Suihkonen, H. W. Then, and T. Palacios, "p-Channel GaN transistor based on p-GaN/AlGaInGaN on Si," *IEEE Electron Device Lett.*, vol. 40, no. 7, pp. 1036–1039, Jul. 2019, doi: [10.1109/LED.2019.2916253](https://doi.org/10.1109/LED.2019.2916253).
- [12] Z. Zheng, W. Song, L. Zhang, S. Yang, J. Wei, and K. J. Chen, "High  $I_{ON}$  and  $I_{ON}/I_{OFF}$  ratio enhancement-mode buried p-channel GaN MOSFETs on p-GaN gate power HEMT platform," *IEEE Electron Device Lett.*, vol. 41, no. 1, pp. 26–29, Jan. 2020, doi: [10.1109/LED.2019.2954035](https://doi.org/10.1109/LED.2019.2954035).
- [13] H. Hahn, B. Reuters, S. Kotzka, G. Lukens, S. Geipel, H. Kalisch, and A. Vescan, "First monolithic integration of GaN-based enhancement mode n-channel and p-channel heterostructure field effect transistors," in *Proc. 72nd Device Res. Conf.*, Jun. 2014, pp. 259–260.
- [14] H. Hahn, B. Reuters, A. Pooth, H. Kalisch, and A. Vescan, "Characterization of GaN-based p-channel device structures at elevated temperatures," *Semicond. Sci. Technol.*, vol. 29, no. 7, 2014, Art. no. 075002, doi: [10.1088/0268-1242/29/7/075002](https://doi.org/10.1088/0268-1242/29/7/075002).
- [15] R. Chaudhuri, S. J. Bader, Z. Chen, D. A. Muller, H. G. Xing, and D. Jena, "A polarization-induced 2D hole gas in undoped gallium nitride quantum wells," *Science*, vol. 365, no. 6460, pp. 1454–1457, Sep. 2019, doi: [10.1126/science.aau8623](https://doi.org/10.1126/science.aau8623).
- [16] S. J. Bader, R. Chaudhuri, K. Nomoto, A. Hickman, Z. Chen, H. W. Then, D. A. Muller, H. G. Xing, and D. Jena, "Gate-recessed E-mode p-channel HFET with high on-current based on GaN/AlN 2D hole gas," *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1848–1851, Dec. 2018, doi: [10.1109/LED.2018.2874190](https://doi.org/10.1109/LED.2018.2874190).
- [17] T.-H. Yang, J. Brown, K. Fu, J. Zhou, K. Hatch, C. Yang, J. Montes, X. Qi, H. Fu, R. J. Nemanich, and Y. Zhao, "AlGaIn/GaN metal–insulator–semiconductor high electron mobility transistors (MISHEMTs) using plasma deposited BN as gate dielectric," *Appl. Phys. Lett.*, vol. 118, no. 7, Feb. 2021, Art. no. 072102, doi: [10.1063/5.0027885](https://doi.org/10.1063/5.0027885).
- [18] X. A. Cao, S. J. Pearton, A. P. Zhang, G. T. Dang, F. Ren, R. J. Shul, L. Zhang, R. Hickman, and J. M. Van Hove, "Electrical effects of plasma damage in p-GaN," *Appl. Phys. Lett.*, vol. 75, no. 17, pp. 2569–2571, Oct. 1999, doi: [10.1063/1.125080](https://doi.org/10.1063/1.125080).
- [19] X. A. Cao, S. J. Pearton, G. T. Dang, A. P. Zhang, F. Ren, and J. M. Van Hove, "GaN n- and p-type Schottky diodes: Effect of dry etch damage," *IEEE Trans. Electron Devices*, vol. 47, no. 7, pp. 1320–1324, Jul. 2000, doi: [10.1109/16.848271](https://doi.org/10.1109/16.848271).
- [20] T. Narita, D. Kikuta, N. Takahashi, K. Kataoka, Y. Kimoto, T. Uesugi, T. Kachi, and M. Sugimoto, "Study of etching-induced damage in GaN by hard X-ray photoelectron spectroscopy," *Phys. Status Solidi (A)*, vol. 208, no. 7, pp. 1541–1544, Jul. 2011, doi: [10.1002/pssa.201000952](https://doi.org/10.1002/pssa.201000952).
- [21] K. Fu, H. Fu, X. Huang, H. Chen, T. H. Yang, J. Montes, C. Yang, J. Zhou, and Y. Zhao, "Demonstration of 1.27 kV etch-then-regrow GaN p-n junctions with low leakage for GaN power electronics," *IEEE Electron Device Lett.*, vol. 40, no. 11, pp. 1728–1731, Nov. 2019, doi: [10.1109/LED.2019.2941830](https://doi.org/10.1109/LED.2019.2941830).
- [22] Y.-S. Lin, Y.-W. Lain, and S. S. H. Hsu, "AlGaIn/GaN HEMTs with low leakage current and high on/off current ratio," *IEEE Electron Device Lett.*, vol. 31, no. 2, pp. 102–104, Feb. 2010, doi: [10.1109/LED.2009.2036576](https://doi.org/10.1109/LED.2009.2036576).
- [23] R. Hao, K. Fu, G. Yu, W. Li, J. Yuan, L. Song, Z. Zhang, S. Sun, X. Li, Y. Cai, X. Zhang, and B. Zhang, "Normally-off p-GaN/AlGaIn/GaN high electron mobility transistors using hydrogen plasma treatment," *Appl. Phys. Lett.*, vol. 109, no. 15, Oct. 2016, Art. no. 152106, doi: [10.1063/1.4964518](https://doi.org/10.1063/1.4964518).
- [24] C. Yang, H. Fu, P. Y. Su, H. Liu, K. Fu, X. Huang, T. H. Yang, H. Chen, J. Zhou, X. Deng, J. Montes, X. Qi, F. A. Ponce, and Y. Zhao, "Demonstration of GaN-based metal–insulator–semiconductor junction by hydrogen plasma treatment," *Appl. Phys. Lett.*, vol. 117, no. 5, 2020, Art. no. 052105, doi: [10.1063/5.0018473](https://doi.org/10.1063/5.0018473).
- [25] H. Fu, K. Fu, S. R. Alugubelli, C.-Y. Cheng, X. Huang, H. Chen, T.-H. Yang, C. Yang, J. Zhou, J. Montes, X. Deng, X. Qi, S. M. Goodnick, F. A. Ponce, and Y. Zhao, "High voltage vertical GaN p-n diodes with hydrogen-plasma based guard rings," *IEEE Electron Device Lett.*, vol. 41, no. 1, pp. 127–130, Jan. 2020, doi: [10.1109/LED.2019.2954123](https://doi.org/10.1109/LED.2019.2954123).
- [26] H. Fu, K. Fu, X. Huang, H. Chen, I. Baranowski, T.-H. Yang, J. Montes, and Y. Zhao, "High performance vertical GaN-on-GaN p-n power diodes with hydrogen-plasma-based edge termination," *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1018–1021, Jul. 2018, doi: [10.1109/LED.2018.2837625](https://doi.org/10.1109/LED.2018.2837625).
- [27] H. Fu, K. Fu, H. Liu, S. R. Alugubelli, X. Huang, H. Chen, J. Montes, T.-H. Yang, C. Yang, J. Zhou, F. A. Ponce, and Y. Zhao, "Implantation- and etching-free high voltage vertical GaN p-n diodes terminated by plasma-hydrogenated p-GaN: Revealing the role of thermal annealing," *Appl. Phys. Exp.*, vol. 12, no. 5, 2019, Art. no. 051015, doi: [10.7567/1882-0786/ab1813](https://doi.org/10.7567/1882-0786/ab1813).
- [28] T. C. Liu, J. B. Kuo, and S. Zhang, "Floating-body kink-effect-related parasitic bipolar transistor behavior in poly-Si TFT," *IEEE Electron Device Lett.*, vol. 33, no. 6, pp. 842–844, Jun. 2012, doi: [10.1109/LED.2012.2192495](https://doi.org/10.1109/LED.2012.2192495).
- [29] J. Zhao, Z. Lin, T. D. Corrigan, Z. Wang, Z. You, and Z. Wang, "Electron mobility related to scattering caused by the strain variation of AlGaIn barrier layer in strained AlGaIn/GaN heterostructures," *Appl. Phys. Lett.*, vol. 91, no. 17, Oct. 2007, Art. no. 173507, doi: [10.1063/1.2798500](https://doi.org/10.1063/1.2798500).
- [30] M. Horita, S. Takashima, R. Tanaka, H. Matsuyama, K. Ueno, M. Edo, T. Takahashi, M. Shimizu, and J. Suda, "Hall-effect measurements of metalorganic vapor-phase epitaxy-grown p-type homoepitaxial GaN layers with various Mg concentrations," *Jpn. J. Appl. Phys.*, vol. 56, no. 3, 2017, Art. no. 031001, doi: [10.7567/jjap.56.031001](https://doi.org/10.7567/jjap.56.031001).
- [31] N. Chowdhury, Q. Xie, J. Niroula, N. S. Rajput, K. Cheng, H. W. Then, and T. Palacios, "Field-induced acceptor ionization in enhancement-mode GaN p-MOSFETs," in *IEDM Tech. Dig.*, Dec. 2020, pp. 5.5.1–5.5.4.
- [32] K. Nomoto, R. Chaudhuri, S. J. Bader, L. Li, A. Hickman, S. Huang, H. Lee, T. Maeda, H. W. Then, M. Radosavljevic, P. Fischer, A. Molnar, J. C. M. Hwang, H. G. Xing, and D. Jena, "GaN/AlN p-channel HFETs with  $I_{max} > 420$  mA/mm and 20 GHz  $f_T/f_{MAX}$ ," in *IEDM Tech. Dig.*, Dec. 2020, pp. 8.3.1–8.3.4.